It is promising to apply quantum-mechanically confined graphene systems in field-effect transistors. High stability, superior performance, and large-scale integration are the main challenges facing the practical application of graphene transistors. Our understandings of the adatom-graphene interaction combined with recent progress in the nanofabrication technology indicate that very stable and high-quality graphene nanostripes could be integrated in substrate-supported functionalized (hydrogenated or fluorinated) graphene using electron-beam lithography. We also propose that parallelizing a couple of graphene nanostripes in a transistor should be preferred for practical application, which is also very useful for transistors based on graphene nanoribbon. PACS numbers: 61.48.Gh, 85.30.Tv Keywords: Graphene nanostripe, functionalized graphene, field-effect transistor * Electronic address: zzeng@theory.issp.ac.cn 1 Since the first fabrication and measurement of graphene in 2004[19], it has become promising in the fields of materials, chemistry, physics, and biology, due to its superior mechanical, electronic and optical properties, low mass density, controllable synthesis, biological compatibility, and so on [2, 5, 7, 9, 11, 25, 30, 31, 35, 36] . Graphene transistor is an important application of graphene in these fields, which recently has drawn tremendous interest from both the scientific and industrial communities. The bulk graphene is a semi-metal, and a band gap should be created to achieve high on/off (signal/noise) ratio in graphene transistors [34] .
Quantum-mechanically confining the carriers in graphene nanoribbon (GNR) is an effective and controllable way for the band-gap engineering [8, 22, 24, 38, 41, 43] . GNRs currently have been fabricated through masked plasma etching [24, 43] , chemical derivation [38, 41] , unzipping carbon nanotubes [8, 22] , nanoparticle etching [20] , surface-assisted self-assembly [17] , templated self-organization [26] , and nanoimprint lithography [39] . The band gap of GNR increases inversely with the ribbon width, and a sub-10-nm width is required for a satisfactory on/off ratio in a GNR-based field-effect transistor (GNR-FET) under conventional conditions [8, 24, 38, 39] .
Presently, only the masked-plasma etching method has successfully integrated sub-10-nm GNRs on semiconductor substrate [32] . However, the electronic performance of narrow GNRs is still significantly affected by the edge disorder (caused by the high-energy plasma etching), chemical bonding with unexpected adsorbates, and many detrimental effects from the substrate (additional carrier scattering, intrinsic charge doping, parasitic capacity, and unpredictable disorder-induced gap) [13, 14, 27, 28, 40, 41] . Probably due to some edge disorder [16] , the theoretically predicted spin-polarized transport in zigzag-GNR [37] has not been experimentally observed. Thus, further improvement in the fabrication of GNR is still required to overcome these obstacles for its practical usage. In addition, large-scale integration is also required for the application of GNR in semiconductor industry.
As a counterpart of GNR, the quasi-one-dimensional graphene nanostripe (GNS) sculptured in functionalized (hydrogenated or fluorinated) graphene (FG) has the similar electronic structure as that of GNR, and is regarded as another promising candidate for FET [3, 4, 10, 21, 23] . To obtain superior electronic performance, the edges of GNS, namely the graphene/FG interfaces, should be sharp enough down to the atomic scale, and the fabricated GNS should be robust (without structural changing for a very long time) under conventional conditions. Furthermore, to be an alternative or even a substitute of present silicon-based FETs, large-scale integration of GNS-FET should be readily realized. Scanning-probe lithography is a powerful and miniature electron-beam lithography, which can fabricate nanostructures on surfaces with dimensions even down to several nanometers [1] . This method could be used to sculpture sub-10-nm GNSs in FG. The sculpturing process is designed as shown in Fig. 1 , in which a GNS is sculptured out in a substrate-supported FG sheet by using a biased scanning probe. The C-X bonds (X is H or F) at the graphene/FG interfaces are broken by the electron-beam excitation. The molecules desorbed upward will escape into vacuum with high escaping velocity, while those downward tend to dissociate again and be adsorbed onto the semiconductor substrate [21] . Those adatoms on the substrate prevent the GNS from covalently bonding with the substrate [6, 15, 33] , which can guarantee the superior electronic performance of the fabricated GNS. Through systematically simulating the kinetics of the adatoms at various graphene/FG interfaces [21] , we have shown that it is probable to sculpture GNSs with sharp and highly-stable edges in FG. This is because of the considerable increase of the reactivity of the C atoms to H (or F) adatoms with changing the adsorption site from sp 2 -hybridized GNS to sp 3 -FG [21, 42, 44] . Furthermore, scanning-probe lithography should be capable of integrating GNSs in FG [1] , which is schematically shown in Fig. 2(a) and (b). Neighboring GNSs can be easily decoupled by just couples of adatom lines [18] , which indicates that the GNSs could be sculptured very close to but without influencing each other. Thus, high-density integration of GNSs can be realized in FG. In addition, the edges of the experimentally fabricated GNSs in hydrogenated [29] and fluorinated graphene [12] are still not atomically sharp, which is probably due to the fact that the adatom coverage is not high enough in these two experiments [21] . Thus, to obtain sharp-edge GNSs, it is critical to have FG sheets with high enough adatom coverage.
B. Parallelizing a couple of GNSs in a FET can make the integrated GNS-FETs perform uni-
formly and be immune to small structural and environmental perturbations, which also could be generalized to GNR-FET After sculpturing a GNS in a substrate-supported FG sheet, a GNS-FET can be achieved by depositing the source and drain electrodes, dielectrics, and gate electrode, subsequently. However, one important aspect needs a special concern, which is that the electronic correlation in this atom-3 ically thick quasi-one dimensional GNS should be quite strong, especially for very narrow GNS.
Thus, any small variation in the structure and/or environment will possibly result in an obvious discrepancy in the transport property between different GNSs. This issue may become harmful in large-scale integrated circuits if the unit device (GNS-FET) only consists of one GNS, because it is impossible that the structure and environment of different GNSs in the circuit be strictly all the same. This will introduce additional noise and limit the circuit performance. However, when parallelizing a couple of GNSs in a FET, the variation in the structure, environment, and then the transport property can be averaged out, and the noise will be lowered. The preparation steps for a GNS-FET consisting of a couple of GNSs are schematically shown in Fig. 2(a-e) . This parallelization of several transport channels in a FET can be generalized to GNR-FET, too, which is schematically shown in Fig. 3 . We could foresee that this parallelization approach can make the integrated FETs perform more uniformly and be immune to small structural and environmental perturbations, and should be preferred for high-quality graphene-based circuits.
In summary, GNS sculptured in FG is a promising nanostructure for graphene transistor.
Scanning-probe lithography can be used to obtain integrated, robust, and superior GNSs in substrate-supported FG. It is possible for GNS to overcome some obstacles currently facing the practical application of GNR. Parallelizing a couple of GNSs in a GNS-FET could make all the FETs in an integrated circuit perform uniformly and be immune to the structural and environmental perturbations, which also can be generalized to GNR-FET.
